

- 7 a. What are the three categories of cache organization for block placement? (08 Marks)
- b. Assume we have a computer where clocks per instruction CPI is 1.0 when all memory access hit the cache. The only data access are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 clock cycles and the miss rate is 2%, how much faster would the computer be if all instruction were cache hits. (06 Marks)
- c. Explain in brief what are the six basic cache optimizations. (06 Marks)
- 8 Write short notes on the following :
- a. Dynamic branch prediction in ILP
- b. Directory – based cache coherence protocol
- c. Power equation of an integrated circuit
- d. Handling exceptions in instruction pipeline. (20 Marks)
