

Module-4

- 7 a. Construct the transition table, state table and state diagram for the given synchronous sequential circuit. (10 Marks)




Fig.Q.7(a)

- b. Obtain transition table and excitation table for the given state diagram. (10 Marks)




Fig.Q7(b)

OR

- 8 a. Construct the transition table, state table and state diagram for the Moore sequential circuit. (12 Marks)




Fig.Q.8(a)

- b. Compare Moore model and Mealy Model. (08 Marks)

Module-5

- 9 a. Write data flow description for full adder in both VHDL and verilog. (10 Marks)
 b. Compare VHDL and verilog. (10 Marks)

OR

- 10 a. Describe different operators in VHDL and verilog. (10 Marks)
 b. Briefly describe different styles of descriptions in VHDL. (10 Marks)
