

OR

- 6 a. Differentiate the sequential logic circuit and combinational logic circuit. (04 Marks)
- b. Explain the operation of SR latch with a neat logic diagram and timing diagram. (06 Marks)
- c. Draw a neat diagram and explain the working of positive edge-trigger D-flipflop with function table, logic symbol and timing diagram. (10 Marks)

Module-4

- 7 a. Explain the working of 4-bit binary ripple counter using a positive edge trigger T-flip-flop with an enable line and relevant timing diagram. (08 Marks)
- b. Design a mod-8 twisted ring counter and explain its operation. Write the count sequence table. (07 Marks)
- c. With a neat logic diagram, explain the operation of the 4-bit SISO unidirectional shift register. (05 Marks)

OR

- 8 a. Design a synchronous counter with counting sequence. 3, 2, 5, 1, 0, 3 using D-flip-flops. (10 Marks)
- b. With a neat logic diagram, explain the 4-bit universal shift register using D-flip-flops and a 4 : 1 MUX. Write a mode control and register operation. (10 Marks)

Module-5

- 9 a. With a suitable block diagram, explain the Mealy and Moore model in a sequential circuit analysis. (08 Marks)
- b. Construct a sequential logic circuit with single input(x) and single output(z) by obtaining the state and excitation tables for the given state diagram as shown in Fig.Q9(b), using JK flip-flops.




Fig.9(b)

(12 Marks)

OR

- 10 a. Differentiate a Mealy and Moore models. (04 Marks)
- b. Explain the following terms : i) ROM ii) PROM iii) Flash memory with a suitable diagram. (06 Marks)
- c. Analyze the following sequential logic circuit as shown in Fig.Q10(c). Obtain the excitation and output equation, transition table and state table. Also draw a state diagram.




Fig.Q10(c)

(10 Marks)
