

17EC45

# Fourth Semester B.E. Degree Examination, Jan./Feb. 2023 Linear Integrated Circuits

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

### Module-1

- a. Explain OFFSET voltages and currents of 741 op-amp.
   b. Explain slew rate and frequency limitations with necessary diagrams.
   (06 Marks)
   (08 Marks)
  - c. Explain the method of OFFSET nulling with necessary circuit diagrams. (06 Marks)

#### OR

- 2 a. With neat circuit diagram, explain the circuit operation and design steps of direct coupled inverting amplifier. (08 Marks)
  - b. Explain the circuit operation of the difference amplifier with necessary circuit diagrams and equations. (08 Marks)
  - c. Explain the voltage follower compared with an emitter follower with neat circuit diagrams.

    (04 Marks)

# Module-2

- 3 a. Design capacitor coupled voltage follower using 741 op-amp. The lower cut-off frequency for the circuit is 50 Hz and  $R_L = 3.9 \text{ k}\Omega$ . Given  $I_{Bmax} = 500 \text{ nA}$ ,  $R_L = 500 \Omega$  standard value.
  - (07 Marks)
  - b. Explain precision voltage source with neat circuit diagram. (05 Marks)
  - c. Design an instrumentation amplifier to have an overall voltage gain of 900. The input signal amplitude is 15 mV. 741 op-amps are to be used. Supply is  $\pm 15$ V. Use IB<sub>max</sub> = 500nA.

(08 Marks)

#### OF

- 4 a. Explain the current amplifiers with neat circuit diagrams. (06 Marks)
  - b. Explain the capacitor coupled voltage follower with neat circuit diagram and necessary equations. (08 Marks)
  - c. Explain the setting procedure of upper cut-off frequency with neat circuit diagrams in 741 op-amp. (06 Marks)

## Module-3

- Design an adjustable peak clipping circuit to clip at approximately  $\pm (3V \text{ to } 5V)$ . The circuit is to have unity voltage gain before clipping. ( $I_{Zmin} = 500 \mu A$ ). (06 Marks)
  - b. Explain Dead Zone circuit with neat circuit diagram and waveforms. (06 Marks)
  - c. A capacitor coupled zero crossing detector is to handle 1 kHz square wave input with peak to peak amplitude of 6V. Design suitable circuit using 741 op-amp with ± 12V supply.

(08 Marks)

#### OR

6 a. Using 741 op-amp with supply of ± 12V. Design an inverting Schmitt trigger circuit to have trigger points of ± 2V. (07 Marks)

b. Explain the capacitor coupled crossing detector circuit with neat circuit diagram and (07 Marks) waveforms. (06 Marks)

Explain the precision clamping circuit with diagram and necessary equations.

Module-4

Using 741 op-amp, design first-order active low pass filter to have cutoff frequency of 7 (07 Marks) 1 kHz. b. Explain first order high-pass filter with neat circuit diagram and graph. (06 Marks)

Design single stage bandpass filter to have voltage gain of 1 and passband from 300 Hz to  $30 \text{ kHz} (C_2 = 1000 \text{ pF}).$ 

Explain fixed voltage series regulator and mention the characteristics of three terminal IC 8 (09 Marks) regulators.

b. Explain the series op-amp regulator with neat circuit diagram. (06 Marks)

c. Explain the Bandpass and summing circuit as Band stop filter with neat block diagram and (05 Marks) waveform.

Explain the basic block diagram of Phase-Locked Loop (PLL). (06 Marks)

Find the output voltage by D/A converter whose output voltage range is 0 to 10V and whose input binary number is

(i) 10 (For 2-bit D/A converter)

(ii) 0110 (For 4-bit DAC)

(07 Marks) (ii) 10111100 (For 8-bit DAC)

Explain the Functional diagram of the successive approximation ADC (07 Marks)

OR

Explain digital Exclusive-OR phase detector with necessary diagrams. (06 Marks) 10

Explain the block diagram of voltage controlled oscillator with waveforms and equations.

(08 Marks)

Calculate the value of the LSB, MSB and Full scale output for an 8-bit DAC for the (06 Marks) 0 to 10V range.