

18EC753

(08 Marks)

nth Semester B.E. Degree Examination, June/July 2023 ARM Embedded System

Time: 3 hrs.

Max. Marks: 100

		TVILLY. IVI	arks. 100
Note: Answer any FIVE full questions, choosing ONE full question from each module.			
		Module-1	
1	a.	Explain pipeline mechanism for RISC processor to execute instructions.	(06 Marks)
	b.	Illustrate with diagram the ARM-based embedded device, a micro controller.	(08 Marks)
	C.	With the help of bit layout diagram, explain current program status register of AR	M.
			(06 Marks)
		OR	
2	a.	Describe the physical features that driven the ARM processor design.	(00 Massles)
_	•		(08 Marks)
	b.	Outline boot code initialization process with four typical software components control an embedded device.	
			(08 Marks)
	C.	List the applications of ARM processor.	(04 Marks)
Module-2			
3	a.	Explain MSR and MRS instructions with syntax.	(00 M/
J	b.	Discuss load-store instruction with respect to single register transfer.	(08 Marks)
			(08 Marks)
	C.	With an example, explain SWAP instruction in ARM.	(04 Marks)
OR			
4	0		(07.34
4	a.	Categorize Logical and Arithmetic instructions used in ARM programming.	(07 Marks)
	b.	Explain the operation of Barrel shifter with possible instructions.	(07 Marks)
	C.	Write an ALP to find SUM of 8 integer numbers.	(06 Marks)
_		Module-3	
5	a.	Discuss register usage in Thumb.	(06 Marks)
	b.	Explain Thumb software Interrupt instruction with an example.	(06 Marks)
	C.	Compare ARM and Thumb instructions and show that how Thumb instructions	takes less
		memory than ARM instructions with an example code.	(08 Marks)
OR			
6	a.	Explain ARM-Thumb interworking with example.	(06 Marks)
	b.	Write an ALP to find the factorial of a number.	(06 Marks)
		The same of the sa	()

Write description for the given Thumb mnemonics. SBC, CMN, BIC, ASR.

Module-4

- List the various issues that one may encounter when porting "C" code to ARM. (05 Marks) Explain non-nested interrupt handler with related flow diagram. (10 Marks)
 - Mention various Interrupt handling schemes. (05 Marks)

With neat diagram, explain processor exceptions and associated modes. (07 Marks) 8 Write code for enabling and disabling IRQ and FIQ interrupts. (08 Marks) b. (05 Marks) Brief about Link Register offsets.

Module-5

Illustrate the relationship that cache has between processor core and main memory. 9

(10 Marks)

Explain memory hierarchy with neat diagram.

(10 Marks)

OR

With help of neat block diagram, differentiate between logical and physical caches. 10

(10 Marks)

Write a note on firmware with firmwares execution flow.

(10 Marks)