

OR

- 6 a. Explain with example, different operators supported by verilog HDL. (14 Marks)
b. Write the verilog description of 4-bit carry look ahead adder at Data flow level abstraction, with a neat block diagram. (06 Marks)

Module-4

- 7 a. Explain combined port declaration and combined ANSI C-style port declaration with examples in verilog. (04 Marks)
b. Write 4-bit counter behavioral modeling program in verilog. (08 Marks)
c. Explain different loop statements in verilog. (08 Marks)

OR

- 8 a. Write a note with example for i) CASE ii) CASEX (08 Marks)
b. Design a negative edge – triggered D-flipflop (D_FF) with synchronous clear active high (D_FF clears only at a negative edge of clock when clear is high). Use behavioral statements only. Design a clock with a period of 10units. (12 Marks)

Module-5

- 9 a. Explain the design tool flow followed in VLSI design with a neat flow diagram. (10 Marks)
b. List and explain the advantages and benefit of using VHDL. (10 Marks)

OR

- 10 a. Explain the relationship between a design entity and its declaration and architecture body in VHDL. (10 Marks)
b. Write a VHDL program for two (4bit data) comparator using behavioral description. (10 Marks)
