2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice. Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.



· The state of	1 1 100	15			
USN		A ANDROY			21CS3
100	17 18 14				

Third Semester B.E. Degree Examination, Dec.2023/Jan.2024 **Computer Organization and Architecture**

Time: 3 hrs.

Max. Marks: 100 Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 With a neat diagram, explain basic operational concepts of a computer. (10 Marks) b. Define the basic performance equation. Summarize the measures to improve the performance. (05 Marks) c. Explain the overall SPEC rating for the computer in a programming suit. (05 Marks) What is addressing mode? Explain different types of addressing mode with examples. 2 (10 Marks) b. Show the big and little endian assignments for the number 22354456. (05 Marks) c. Explain with basic types of the instruction formats to carry our $c \leftarrow [A] + [B]$. (05 Marks) Module-2 Illustrate a program that reads one line from the keyboard, stores in memory buffer, and 3 echoes it back to the display in an I/O interfaces. (05 Marks) b. Explain the following with respect to interrupts: Interrupt Nesting (i) Simultaneous requests (ii) (10 Marks) c. Define exception. Explain two kinds of exception. (05 Marks) With a neat diagram, explain the centralized arbitration scheme and distributed bus arbitration scheme. b. With a neat timing diagram, illustrate the asynchronous bus data transfer during an input operation. Use Handshake scheme. (05 Marks) With neat diagram, explain how to connect keyboard to processor. (05 Marks) Module-3 With a neat diagram, explain the organization of a 2M \times 32 memory module using 512K \times 8 static memory chips. (10 Marks)

- 5
 - b. Explain different types of non volatile memories.

(05 Marks)

c. Explain with a neat block diagram of memory hierarchy in a contemporary computer system indicating variation of size, speed and cost per bit in the hierarchy. (05 Marks)

Briefly explain any two mapping function used in cache memory.

(10 Marks)

With a diagram, explain how virtual memory address is translated.

(05 Marks)

c. Calculate the average access time experienced by a processor, if a cache hit rate is 0.88, miss penalty is 0.015 millisec and cache access time is 10 micro seconds. (05 Marks)

(05 Marks)

		Module-4								
		Convert the following numbers into signed 5 bit numbers and add them. Also, tell whether	er							
7	a.									
		overflow has occurred or not. (i) $13, 5$ (ii) $-15, -7$ (05 Mark								
	b.	Explain with diagram the design and working of 16 bit carry look ahead adder built from								
	٠.									
		4-bit adders.								
	C.	Solve the following using sequential circuit binary multiplier: (i) 11×13 (ii) 12×9								
		(05 Mark	(S)							
OR										
0		With a neat diagram, explain single bus organization of computer. (10 Mark	(2)							
8	a.	Will a lical diagram, explain single out of gamentation Add (D2) D1 Write the sequent								
	b.	List out the actions needed to execute the instruction Add (R3), R1. Write the sequence								
		control steps for the execution of the same. (05 Mark								
	c.	Explain with a neat diagram, micro-programmed control unit method for design of control								
		unit. (05 Mark								
Module-5										
9	a.	Explain pipelining processing with example. (10 Mark	(S)							
	b .	Explain processor with multiple functional units. (05 Mark	(S)							
	c.	Explain arithmetic pipeline. (05 Mark	(S)							
	٠.	Explain distances p.p								
		OB								
		OR								
10	a.	Explain four segment instruction pipeline. (10 Mark	KS)							
	b.	Explain SIMD array processor. (05 Mark	ks)							
		(05 N/1	(1							

c. Explain vector processing.