



18EC34

Third Semester B.E. Degree Examination, Dec.2023/Jan.2024 Digital System Design

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Define combinational circuits, POS and SOP with an example. (06 Marks)
 - b. Draw the truth table for three inputs with output high when MSB and LSB the input is high. Also write the simplified switching equation for the output and realize the logic circuit for the simplified expression using basic gates.

 (06 Marks)
 - c. Simplify the logic expression Y(A, B, C, D, E) = Σ m(5, 7, 13, 15, 21, 24, 25, 26, 27) + d(23, 29, 31). Also write the logic circuit for the simplified expression using NAND gate.

(08 Marks)

OR

- 2 a. Convert the following expression into its canonical form.
 - i) $Y = (A + \overline{B}C)$
 - ii) $Y = AB\overline{C} + AD$

(06 Marks)

- b. Simplify by using K-map $Y = \pi M(0, 4, 5, 7, 8, 9, 11, 12, 13, 15)$ and obtain the logical expression in form of POS. (06 Marks)
- c. Simplify the following Boolean function using QM method $F(A, B, C, D) = \Sigma(0, 2, 3, 7, 8, 10, 12, 13)$.

Module-2

- 3 a. Design a combinational circuit to find the 9's complement of a single digit BCD number realize the logic circuit using gates. (06 Marks)
 - b. What is a multiplexer? Design a 4:1 MUX with active low enable and also write its symbol with truth table. (08 Marks)
 - c. Implement the multiple function $f_1 = \Sigma m(1, 4, 5, 7)$ and $f_2 = \pi m(2, 3, 6)$. Using IC74LS138 and external gates. Assume both f_1 and f_2 will have three inputs. (06 Marks)


OR

- 4 a. What is the need for look ahead carry generator and also draw the logic diagram of look ahead carry generator with necessary logical expression. (08 Marks)
 - b. Draw the truth table of 2 bit magnitude comparator and write the logic diagram for the same with minimum number of gates. (06 Marks)
 - c. A combinational circuit is defined by the function $f_1 = \Sigma m(3, 5, 7)$ and $f_2 = \Sigma m(4, 5, 7)$ implement the circuit with PLA having three inputs, three product terms and two outputs.

 (06 Marks)

Module-3

- 5 a. Explain the working at SR Latch switch debouncer and also its need. (06 Marks)
 - b. Draw the logic diagram of gated D latch using NAND gates and explain its working with truth table. (08 Marks)
 - c. Draw the output waveform for the following Latch for input waveform shown in Fig Q5(c)



OF

- 6 a. What are the limitation of SR flip flop and explain how it can be eliminated in OK flip-flop, explain with necessary logic diagram. (08 Marks)
 - b. Draw the logic diagram of 4 bit shift register with four D flip flops and four 4 × 1 multiplexer with selection inputs SI and SO the register should operate as follows:

S_1	S_0	Operation	
0	0	Hold	
0	1	Compliment	AT .
. 1	0	Clear to 0	
1	1.	Load parallel data	

(12 Marks)

Module-4

a. For the ripple counter shown in Fig Q7(a) draw the timing diagram for eight clock pulses and also indicate the value of Q_1 and Q_0 (07 Marks)



Fig Q7(a)

- b. Draw the 3 bit synchronous binary up counter and explain its working with timing diagram use JK flip-flop.

 (07 Marks)
- c. Explain the Moore and Melay model with necessary block diagram.

· ·

- 8 a. Design a synchronous MOD 6 counter using clocked D flip-flops. (10 Marks)
 - b. Design a synchronous counter using JK flip-flip to count the sequence 0, 1, 2, 4, 5, 6, 0, 1, 2.

 Draw state diagram and state table.

 (10 Marks)

Module-5

- 9 a. Design a sequence detector that produces an output 1 whenever the non overlapping sequence 101101 is detected. (10 Marks)
 - b. Explain iterative circuits use in comparator with logical diagram.

(10 Marks)

(06 Marks)

OR

10 a. Design a logic circuit to detect the sequence 1101 using Moore model use D flip-flop.

(10 Marks)

b. Draw the flow chart for performing the binary division operation and explain how division is performed using division algorithm given dividend = 1010 Division = 11. (10 Marks)

* * * * *