## CBCS SCHEME

	22 3		
USN [			

## Sixth Semester B.E. Degree Examination, Dec.2023/Jan.2024 VLSI Design

15EC63

Time: 3 hrs. Max. Marks: 80 Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 Discuss the working of nMOS enhancement mode transistor operation with neat diagrams. 1 Explain the CMOS inverter DC characteristics highlighting the regions of operation. (10 Marks) a. With neat diagrams discuss the nMOS fabrication process steps. (09 Marks) Explain the following: i) Channel length modulation Noise Margin. ii) (07 Marks) Module-2 With a neat diagram, explain - rules for buried and butting contact and show the cross 3 a. sectional view of same. (white any one structure burreid contact). (08 Marks) Estimate the rise time and fall time of a CMOS inverter and summarise the result. b. (08 Marks) Define Sheet resistance, with equation. (02 Marks) Calculate the area capacitance of the layer below [Refer Fig. Q4(b)]: 50× Fig. Q4(b) If the layer is metal – 1 and relative capacitance value is 0.075 ii) If the layer is polysilicon and relative capacitance value is 0.1 □C<sub>g</sub>. if the layer is polysilicon and relative capacitance value is  $0.1 \square C_g$ . Write the schematic and stick diagram for Boolean expression  $y = \overline{(a + bc)}$ . (Implement using CMOS logic). (08 Marks) Module-3 Explain the constant field, constant voltage scaling models with a diagram and scaling effect 5 a. (06 Marks) Discuss the problems associated in VLSI design. How do you reduce them? (05 Marks) Discuss the different bus architectures. (05 Marks)

OR

6 a. Discuss the design of a 4-bit adder.

b. With relevant diagram, discuss Manchester carry chain operation.

c. Explain the carry select adder with a diagram.

(07 Marks)

(05 Marks)

(04 Marks)

			M	odule-4	1, C		
7	<ul><li>a. Discu</li><li>b. Expla</li></ul>	iss the architectura	al issues to be for	ollowed in th	e design of V	LSI sub system.	(05 Marks)
	c. Expla	in in detail the ge in switch logic in	mplementation	of CMOS 5	way selecto	r. with neat circu	(06 Marks)
	9		1		,, <b>,</b>	4	(05 Marks)
				OR			
8	a. Expla	in the structured	design approach	for implem	entation of a	parity generator.	(08 Marks)
	b. Expla	in Dynamic CMC	S logic with ex	ample.		*	(08 Marks)
			M	odule-5		#	
9	a. Write	the system timing	g considerations		, X-1		(08 Marks)
	b. Expla	in Logic verificat	ion principle.	8			(08 Marks)
			3	OR \			
10	<ul><li>a. Expla</li><li>b. What</li></ul>	in Three transisto	r dynamic RAM	I, with neat	circuit and sti	ck diagram.	(06 Marks)
	o. What	are Design manuf	lacturability.				(10 Marks)
				X			
			4				
	#						
			A P	A			
			And your and the second	<b>4</b> 5			
						*	
						,	
			*	* * * *	Z,		
		A P			1		
			AV			•	
		A. C.		4	<i>#</i>	3	
				4			
				N. T.			
	<i>y</i>		A				
					<b>v</b>		
		*					
		*					
		A	,	0 -60			
			2	2 01 2			
	1						
	<b>y</b>						
		17.47		1000			