

# CBCS SCHEME

USN

--	--	--	--	--	--	--

15EE34

## Third Semester B.E. Degree Examination, Dec.2023/Jan.2024 Analog Electronics Circuits

Time: 3 hrs.

Max. Marks: 80

**Note:** Answer any FIVE full questions, choosing ONE full question from each module.

### Module-1

1. a. Explain the different biasing circuits of BJT, for each circuit find an expression for stability factor. Also describe how to find the Q point of the circuit. (09 Marks)
- b. Draw the circuit of voltage divider bias. Take the circuit parameters as,  $V_{CC} = 10$  V,  $R_2 = 17 \text{ k}\Omega$ ,  $R_1 = 83 \text{ k}\Omega$ ,  $R_C = 2 \text{ k}\Omega$ ,  $R_E = 0.5 \text{ k}\Omega$ , find Q point and terminal voltages. The transistor has  $\beta = 100$  and  $V_{BE} = 0.7$  V. (07 Marks)

**OR**

2. a. Explain the operation of transistor as a switch with the help of neat circuit diagram and waveforms. Also enumerate the design procedure. (08 Marks)
- b. For the following circuit, find the Q point, (08 Marks)




Fig. Q2 (b)

Take  $V_{CC} = 10$  V,  $R_C = 1 \text{ k}\Omega$ ,  
 $R_E = 0.5 \text{ k}\Omega$ ,  $\beta = 50$ ,  $V_{BE} = 0.7$  V

### Module-2

3. a. Explain hybrid equivalent model for a transistor. Develop h-parameter model for a transistor in CE, CB and CC modes. (08 Marks)
- b. For the common base circuit shown in Fig.Q3(b),  $R_C = 10 \text{ k}\Omega$ ,  $R_E = 5 \text{ k}\Omega$ ,  $R_S = 1 \text{ k}\Omega$ ,  $R_L = 12 \text{ k}\Omega$ ,  $h_{ib} = 22\Omega$ ,  $h_{ob} = 0.49 \mu\text{A/V}$ ,  $h_{rb} = 2.9 \times 10^{-4}$ ,  $h_{fb} = -0.98$ , Use exact h-parameter model. Calculate  $A_I$ ,  $Z_I$ ,  $A_V$  and  $A_{VS}$ . (08 Marks)




Fig. Q3(b)

**OR**

4. a. Explain the low frequency response by considering input RC network, output RC network. (08 Marks)

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.  
2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice.

- b. Calculate the high frequency response of amplifier circuit. Assume  $R_C = 2.2\text{k}\Omega$ ,  $R_E = 1\text{k}\Omega$ ,  $R_1 = 68\text{k}\Omega$ ,  $R_2 = 22\text{k}\Omega$ ,  $R_S = 680\Omega$ ,  $\beta = 100$ ,  $C_{wi} = 6\text{pF}$ ,  $C_{wo} = 8\text{pF}$ ,  $C_{ce} = 1\text{pF}$ ,  $C_{be} = 20\text{pF}$ ,  $C_{bc} = 4\text{pF}$ ,  $h_{ie} = 1.1\text{k}\Omega$ ,  $V_{CC} = 10\text{V}$ . Draw the circuit diagram.  $R_L = 10\text{k}\Omega$ . (08 Marks)

### Module-3

- 5 a. Derive expressions for  $Z_i$  and  $A_i$  for a Darlington emitter follower circuit. (10 Marks)  
 b. Explain the need of a cascading amplifier? Draw and explain the block diagram of two stage cascade amplifier. (06 Marks)

**OR**

- 6 a. List the general characteristics of negative feedback amplifiers. (04 Marks)  
 b. Determine the voltage gain, input impedance and output impedance with feedback for voltage series feedback amplifier having  $A = -100$ ,  $R_i = 10\text{k}\Omega$ ,  $R_o = 20\text{k}\Omega$  for feedback of (i)  $\beta = -0.1$  and (ii)  $\beta = -0.5$ . (06 Marks)  
 c. For a current series feedback amplifier, derive an expression for output impedance with feedback. (06 Marks)

### Module-4



- 7 a. Draw the circuit of class-A transformed amplifier and explain its operation. Derive an expression for maximum efficiency of conversion with the help of neat waveforms. (08 Marks)  
 b. A transistor amplifier has zero signal collector current of 40 mA. When an a.c. source is connected, the dc collector current is 50 mA. The peak fundamental current in collector is 30 mA. Find second harmonic distortion and output ac power. (08 Marks)

**OR**

- 8 a. Draw the circuit of Wien bridge oscillator and explain its operation. Also derive an expression for frequency of oscillation. (10 Marks)  
 b. Explain with neat circuit diagram, the operation of crystal oscillator and write the expression for frequency of oscillation. (06 Marks)

### Module-5

- 9 a. What are the advantages and drawback of FET Vs BJT? (05 Marks)  
 b. For the circuit shown in Fig.Q9(b), calculate  $V_{GSQ}$ ,  $I_{DQ}$ ,  $V_{DSQ}$  and  $V_D$  given  $I_{DSS} = 10\text{mA}$  and  $V_p = -4\text{V}$ . (05 Marks)



- c. For JFET, obtain the condition for zero current drift. (06 Marks)

**OR**

- 10 a. Explain construction, working and characteristics of n-channel depletion type MOSFET. (08 Marks)  
 b. For the circuit shown in Fig.Q10(b), calculate  $V_{GS}$ ,  $I_D$  and  $V_{DS}$ . Given,  $I_{D\text{ ON}} = 6\text{mA}$ ,  $V_{GS\text{ ON}} = 8\text{V}$ ,  $V_{GSTH} = 3\text{V}$ . (08 Marks)

\* \* \* \*