Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

CBCS SCHEME

USN			See			18MT36
	7.7			5 8	2	

Third Semester B.E. Degree Examination, Dec.2023/Jan.2024

	Computer Organiz			
Time:				Marks: 100
l I	ote: Answer any FIVE full questions,	choosing ONE full q	uestion from each n	iodule.
	1	Module-1		
1 a. b. c.	Discuss the block diagram of basic fu Explain the basic instruction types wi How to measure the performance of t	th example.		(06 Marks) (06 Marks) (08 Marks)
		OR		
2 a.	With neat diagram, explain the assignments.	V.	N ₁ , and	(10 Marks)
b.	Explain with a neat diagram, the con also typical operating steps for execut		essor and computer	memory and (10 Marks)
		Module-2		
3 a.	What is subroutine? Explain subrouting		h an example.	(10 Marks)
b.	Explain the following:		¥	()
	i) Logical shaft left			
	ii) Logical shift right			
2 2 3 3 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	iii) Rotate left iv) Rotate right			
	v) Arithmetic shift right.	CA .		(10 Marks)
				(10 Marks)
4 -		OR	>	
4 a. b.	Explain the principle of operation of s Write a short note on the following:	stack with suitable inst	ruction and diagram	. (10 Marks)
U.	i) Assembly language			
	ii) Assembler directive.			(10 Marks)
	N	Aodule-3	and the second s	
5 a.	Explain the concept of DMA contri		iagram along with	register and
	parameters.			(10 Marks)
b.	What is I/O interface? With a neat dia	gram, explain hardwa	re arrangement.	(10 Marks)
	And the second second			
6 0	With a part diagram of timing avalai	OR		
6 a.	With a neat diagram of timing, explai			(10 Marks)
b.	What is interrupt nesting? Explain priority using individual interrupt requirements			of interrupt (10 Marks)
	_			
7 ^	Explain the asynchronous DRAM one	Module-4	al- di	40.7
/ 0	LADIGHT THE GOVERNMENT OF THE AIM OFF	TALIOH WILLIA HEAL NIA	K HINDINIII	(10 Marks)

Explain the asynchronous DRAM operation with a neat block diagram. Draw the organization of 16 × 8 memory chip and explain it working. (10 Marks) (08 Marks). What is virtual memory technique?

(04 Marks)

OR

- 8 a. What is meant by cache? With a neat block diagram, explain the direct and set associative mapping between cache and main memory.

 (10 Marks)
 - b. Define ROM. List and explain various types of ROMs. (06 Marks)
- c. Explain read and write operation in static memory.

Module-5

9 a. Define memory Read operation. Mention the steps for memory read operation.
b. Describe micro-programmed control unit organization with a neat diagram.
(10 Marks)
(10 Marks)

OR

- 10 a. Explain multiple bus organization of the data path with a neat diagram. (10 Marks)
 - b. With a neat diagram, explain hardwired control unit shows the generation Zin and End control signal. (10 Marks)

2 of 2