100		T T	Т	
USN				

BEC306C

## Third Semester B.E./B.Tech. Degree Examination, June/July 2024 **Computer Organization and Architecture**

Time: 3 hrs.

Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module. 2. M: Marks, L: Bloom's level, C: Course outcomes.

		Module – 1	M	L	C
Q.1	a.	With a neat diagram, describe the functional units of a computer. Give examples for I/O.	10	L2	CO1
	b.	Write assembly language program for $X = (A * B) + (C * D)$ using one address, two address, and three address instructions formats.	06	L3	CO1
	c.	Explain the Bus structures.	04	L2	CO1
		OR	0.1		001
Q.2	a.	With a neat diagram, discuss the operational concepts in a computer	10	L2	CO1
Q.2		highlighting the role of PC, MAR, MDR, IR.			
	b.	Discuss IEEE standard for single precision and double precision floating point numbers with standard notations.	06	L3	CO1
	c.	Distinguish between Big-endian and Little-endian memory assignment. With a neat sketch, show how the value 26789435 is stored using these methods.	04	L3	CO1
		Module – 2			
Q.3	a.	Define addressing mode. Explain any five addressing mode with syntax and examples.	10	L2	CO2
	b.	What is subroutine? With a pseudocode or program segment illustrate	05	L2	CO <sub>2</sub>
		parameter passing using register.			
	c.	Explain various assembler directives used in assembly language program.	05	L2	CO <sub>2</sub>
		OR			
Q.4	a.	Explain stack operation with an example.	10	L2	CO <sub>2</sub>
	b.	Explain the shift and rotate operations with examples.	06	L2	CO <sub>2</sub>
	c.	Write a program to add 'n' number using indirect addressing mode.	04	L3	CO <sub>2</sub>
		Module – 3			
Q.5	a.	Showing the possible registers configuration in I/O interface. Explain program controlled input/output.	10	L2	CO3
	b.	Explain in detail the situations where a number of devices capable of	10	L2	CO3
		initiating interrupts are connected to processor. How to resolve the			
		problems?			
		OR	,		I.
Q.6	a.	What is an interrupt? With an example illustrate the concept of interrupt.	10	L2	CO3
2.0	b.	Explain the Register involved in a DMA interface to illustrate DMA.	10	L2	
		Module – 4			
Q.7	a.	Illustrate internal structure of static memory.	10	L2	CO4
~	b.	With a neat diagram, explain virtual memory organization.	10	L2	CO4
		OR			
0.8	a.	Classify memory in a computer. With a neat diagram, describe the	10	L2	CO4
Q.8				. `*	
Q.8		organization of $2M \times 8$ DRAM chip.			
Q.8	b.	Briefly explain secondary storage devices.	06	L2	CO4

			]	BEC	306C		
0.0	Module – 5						
Q.9	a.	List different ways of improving CPU performance. With a neat diagram,	10	L2	CO5		
	l.	discuss three-bus organization of CPU.	10	Т 2	COF		
	b.	Discuss Hardwired control unit organization with relevant diagrams and illustrate the logic to generate $Z_{in}$ control signal.	10	L3	CO5		
		OR			2		
Q.10	0	Explain single-bus organization of data path in a processor with neat	10	L2	CO5		
Q.10	a.	diagram, highlight the importance of gating signals.	10	LL	COS		
	b.	Develop the complete control signal sequence for the instruction $Add(R_1)$ ,	06	L3	CO5		
	D.	R <sub>3</sub> with appropriate remarks.	00	LS	COS		
	c.	Discuss micro programmed control unit design with relevant diagrams.	04	L2	CO5		
	C.	Discuss finero programmed control unit design with relevant diagrams.	04	LL	CUS		

OB-OB-ROLL OF SPANISHED TO SERVICE OF SPANISHED TO SER