

Semester B.E./B.Tech. Degree Examination, June/July 2025 **Microcontrollers**

Max. Marks: 100

Time 3 hrs. Answer any FIVE full questions, choosing ONE full question from each module. 2. M: Marks, L: Bloom's level, C: Course outcomes.

Q.1 a. b. C. Q.3 a. b. c.	Differentiate between RISC and CISC processors. Explain ARM core data flow model, with neat diagram. OR With the help of bit layout diagram, explain Current Program Status Register (CPSR) of ARM. With an example, explain the pipeline in ARM. Discuss the following with diagrams: (i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM Module – 2 Explain the different data processing instructions in ARM.	08 04 08 08 05 07	L2 L2 L2 L2 L2 L2	CO1 CO1 CO1
C. Q.2 a. b. C. Q.3 a. b.	Explain ARM core data flow model, with neat diagram. OR With the help of bit layout diagram, explain Current Program Status Register (CPSR) of ARM. With an example, explain the pipeline in ARM. Discuss the following with diagrams: (i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM Module – 2 Explain the different data processing instructions in ARM.	08 08 05 07	L2 L2 L2	COI
Q.2 a. b. C. Q.3 a. b.	With the help of bit layout diagram, explain Current Program Status Register (CPSR) of ARM. With an example, explain the pipeline in ARM. Discuss the following with diagrams: (i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM Module – 2 Explain the different data processing instructions in ARM.	08 05 07	L2 L2 L2	CO1
Q.3 a. b.	With the help of bit layout diagram, explain Current Program Status Register (CPSR) of ARM. With an example, explain the pipeline in ARM. Discuss the following with diagrams: (i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM Module – 2 Explain the different data processing instructions in ARM.	05 07 08	L2	CO
Q.3 a. b.	Register (CPSR) of ARM. With an example, explain the pipeline in ARM. Discuss the following with diagrams: (i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM Module – 2 Explain the different data processing instructions in ARM.	05 07 08	L2	CO1
Q.3 a. b.	Discuss the following with diagrams: (i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM Module – 2 Explain the different data processing instructions in ARM.	07	L2	
Q.3 a. b.	(i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM Module – 2 Explain the different data processing instructions in ARM.	08		CO1
b.	Explain the different data processing instructions in ARM.		L2	1
b.			L2	1
	Explain the different branch instructions of ARM.	04		CO2
c.		3-1	L2	CO2
	Explain the following ARM instructions: (i) MOV r ₁ , r ₂ (ii) ADDS r ₁ , r ₂ , r ₄ (iii) BIC r ₃ , r ₂ , r ₅ (iv) CMP r ₃ , r ₄ (v) UMLAL r ₁ , r ₂ , r ₃ , r ₄	08	L2	CO2
	OR			
Q.4 a.	Explain the different load store instructions in ARM.	08	L2	CO2
b.	With an example, explain full descending stack operations.	07	L2	CO2
c.	Develop an ALP to find the sum of first 10 integer numbers.	05	L3	CO2
	Module – 3			
Q.5 a.	List out basic C data types used in ARM. Develop a C program to obtain checksums of a data packet containing 64 words and write the compiler output for the above function.	08	L2	CO3
b.	Explain the C looping structures in ARM.	08	L2	CO3
c.	Explain pointer aliasing in ARM.	04	L2	CO2

				BC	S402
,		OR			
Q.6	a.	With an example, explain function calls in ARM.	08	L2	CO3
	b.	Explain register allocation in ARM.	07	L2	CO3
	c.	Write a brief note on portability issues when porting C code to ARM.	05	12	CO3
		Module – 4		11	
Q.7	a.	Explain the ARM processor exceptions and modes, vector table and exception priorities.	Dam's	L2	CO4
	b.	Explain the interrupts in ARM.	10	L2	CO4
		OR			
Q.8	a.	Explain the ARM firmware suite and red hat redboot.	10	L2	CO4
	b.	Explain the sandstone directory layout and sandstone code structure.	10	L2	CO4
		Module – 5	1		
Q.9	a.	Explain the basic architecture of a cache memory and basic operation of a cache controller.	10	L2	CO5
	b.	With a neat diagram, explain a 4 KB, four way set associative cache.	10	L2	CO5
		OR			
Q.10	a.	Explain the write buffers and measuring cache efficiency.	08	L2	CO5
	b.	Explain the cache policy.	12	L2	CO5

* * * * *